

We claim:

- 1 1. An apparatus, comprising:
 2 a table containing a plurality of entries, each entry including a frequency field
 3 and a voltage field; and
 4 a register coupled to the table and having a selection field to select one of the
 5 plurality of entries.
- 1 2. The apparatus of claim 1, wherein the register also has a limit field to specify
 2 how many entries are selectable.
- 1 3. The apparatus of claim 2, wherein the selection field is a read-write field and
 2 the limit field is a read-only field.
- 1 4. The apparatus of claim 1, wherein the frequency field includes a processor
 2 clock frequency indicator.
- 1 5. The apparatus of claim 4, wherein the processor clock frequency indicator is a
 2 multiplier to be used with a phase locked loop circuit to generate a processor clock
 3 frequency.
- 1 6. The apparatus of claim 1, wherein the voltage field includes a processor
 2 operating voltage identifier.

1 7. The apparatus of claim 1, wherein the table is disposed in non-volatile memory.

1 8. The apparatus of claim 7, wherein the table includes at least two entries.

1 9. A computer system, comprising:

2 a clock generator to selectively output a clock signal at any of a plurality of
3 selectable processor clock frequencies;

4 a power supply to selectively output any of a plurality of selectable processor
5 operating voltages;

6 a table coupled to the clock generator and the power supply and containing a
7 plurality of entries, each entry including a frequency field and a voltage
8 field; and

9 a register coupled to the table and having a selection field to select one of the
10 plurality of entries.

1 10. The system of claim 9, wherein the register also has a limit field to specify how
2 many entries are selectable.

1 11 The system of claim 10, wherein the selection field is a read-write field and the
2 limit field is a read-only field.

1 12. The system of claim 9, wherein the frequency field includes a processor clock
2 frequency indicator.

1 13. The system of claim 12, wherein the processor clock frequency indicator is a
2 multiplier to be used with a phase locked loop circuit to generate the processor clock
3 frequency.

1 14. The system of claim 9, wherein the voltage field includes a processor operating
2 voltage identifier.

1 15. The system of claim 9, wherein the table is disposed in non-volatile memory.

1 16. The system of claim 15, wherein the table includes at least two entries.

1 17. A method, comprising:
2 writing into a selection field of a register;
3 using a content of the selection field to select one of a plurality of entries in a
4 table, each entry having a frequency field and a voltage field.

1 18. The method of claim 17, wherein a content of the frequency field indicates a
2 processor clock frequency.

1 19. The method of claim 17, wherein a content of the voltage field identifies a
2 processor operating voltage.

1 20. The method of claim 17, further comprising:
2 using a content of a limit field in the register to determine how many entries are
3 in the plurality of entries.

1 21. The method of claim 17, further comprising:
2 using a content of the frequency field of the selected one of the plurality of
3 entries to control an operating frequency of a processor clock.

1 22. The method of claim 21, wherein using includes using the content of the
2 frequency field as a multiplier to control an output frequency of a phase locked loop.

1 23. The method of claim 17, further comprising:
2 using a content of the voltage field of the selected one of the plurality of entries
3 to control an operating voltage to a processor.

1 24. The method of claim 23, wherein using includes using the content of the voltage
2 field to select from a plurality of operating voltages to the processor.

1 25. The method of claim 17, wherein a content of the frequency field and a content
2 of the voltage field in a selected entry of the table are matched to produce a
3 combination of processor clock frequency and processor operating voltage that are
4 operable in an associated processor.

1 26. A machine-readable medium having stored thereon instructions, which when
2 executed by a processor cause said processor to perform:
3 determining a desired combination of processor clock frequency and processor
4 operating voltage; and

6

3

4

5

NAME	AGE	SEX	RELATION	DATE	TIME	PLACE	REMARKS
John Doe	25	M	Student	1920	10:30	Room 101	Present
Jane Smith	22	F	Student	1920	11:00	Room 101	Present
Robert Brown	28	M	Teacher	1920	11:30	Room 101	Present
Mary White	20	F	Student	1920	12:00	Room 101	Present
Charles Black	24	M	Student	1920	12:30	Room 101	Present
Elizabeth Green	21	F	Student	1920	13:00	Room 101	Present
William Hall	26	M	Teacher	1920	13:30	Room 101	Present
Anna King	19	F	Student	1920	14:00	Room 101	Present
Thomas Lee	23	M	Student	1920	14:30	Room 101	Present
Grace Miller	27	F	Teacher	1920	15:00	Room 101	Present
Frank Davis	29	M	Teacher	1920	15:30	Room 101	Present
Lucy Wilson	24	F	Student	1920	16:00	Room 101	Present
George Taylor	21	M	Student	1920	16:30	Room 101	Present
Helen Adams	20	F	Student	1920	17:00	Room 101	Present
Edward Baker	25	M	Teacher	1920	17:30	Room 101	Present
Ida Clark	22	F	Student	1920	18:00	Room 101	Present
Samuel Evans	28	M	Teacher	1920	18:30	Room 101	Present
Julia Foster	23	F	Student	1920	19:00	Room 101	Present
Benjamin Hall	26	M	Teacher	1920	19:30	Room 101	Present
Martha King	21	F	Student	1920	20:00	Room 101	Present
Albert Lee	24	M	Student	1920	20:30	Room 101	Present
Elizabeth Miller	27	F	Teacher	1920	21:00	Room 101	Present
Charles Davis	29	M	Teacher	1920	21:30	Room 101	Present
Anna Wilson	24	F	Student	1920	22:00	Room 101	Present
George Taylor	21	M	Student	1920	22:30	Room 101	Present
Helen Adams	20	F	Student	1920	23:00	Room 101	Present
Edward Baker	25	M	Teacher	1920	23:30	Room 101	Present
Ida Clark	22	F	Student	1920	24:00	Room 101	Present
Samuel Evans	28	M	Teacher	1920	24:30	Room 101	Present
Julia Foster	23	F	Student	1920	25:00	Room 101	Present
Benjamin Hall	26	M	Teacher	1920	25:30	Room 101	Present
Martha King	21	F	Student	1920	26:00	Room 101	Present
Albert Lee	24	M	Student	1920	26:30	Room 101	Present
Elizabeth Miller	27	F	Teacher	1920	27:00	Room 101	Present
Charles Davis	29	M	Teacher	1920	27:30	Room 101	Present
Anna Wilson	24	F	Student	1920	28:00	Room 101	Present
George Taylor	21	M	Student	1920	28:30	Room 101	Present
Helen Adams	20	F	Student	1920	29:00	Room 101	Present
Edward Baker	25	M	Teacher	1920	29:30	Room 101	Present
Ida Clark	22	F	Student	1920	30:00	Room 101	Present
Samuel Evans	28	M	Teacher	1920	30:30	Room 101	Present
Julia Foster	23	F	Student	1920	31:00	Room 101	Present
Benjamin Hall	26	M	Teacher	1920	31:30	Room 101	Present
Martha King	21	F	Student	1920	32:00	Room 101	Present
Albert Lee	24	M	Student	1920	32:30	Room 101	Present
Elizabeth Miller	27	F	Teacher	1920	33:00	Room 101	Present
Charles Davis	29	M	Teacher	1920	33:30	Room 101	Present
Anna Wilson	24	F	Student	1920	34:00	Room 101	Present
George Taylor	21	M	Student	1920	34:30	Room 101	Present
Helen Adams	20	F	Student	1920	35:00	Room 101	Present
Edward Baker	25	M	Teacher	1920	35:30	Room 101	Present
Ida Clark	22	F	Student	1920	36:00	Room 101	Present
Samuel Evans	28	M	Teacher	1920	36:30	Room 101	Present
Julia Foster	23						